Skip Navigation LinksZuE 2017 Tutorial am IHP

ZuE 2017 - Zuverlässigkeit und Entwurf 

Tutorial am IHP 

Das Tutorial wird am Montag, den 18.09.2017, am Leibniz-Institut für innovative Mikroelektronik

IHP GmbH
Im Technologiepark 25
D-15236 Frankfurt (Oder)
 

von 13:00 bis 16:30 Uhr ausgerichtet. Anschließend wird eine Besichtigung des Crypto Labs und des Reinraums angeboten. Für den Transfer nach Cottbus wird gesorgt.

 

Prof. Dr. Heike Neumann, HAW Hamburg
Prof. Dr. Peter Langendörfer
, IHP GmbH

 

Tamper resistant implementation of cryptgraphic algrorithms

With wireless sensor nodes and the Internet of things becoming somewhat mature and interesting for industrial application, tamper proof low cost devices become essential. The problem with wireless sensor nodes is that they can be picked up and analysed in an advanced crypto lab without being noticed by the owner of the sensor nodes. This changes the situation for security designer completely. As long as potential attackers had only access to plain and cipher text, the mathematical strength of a cipher algorithm was sufficient to be on the safe side.

Now with physical access to the devices the implementation of the cipher algorithms becomes as critical as the mathematical construction or even more important. The implementation provides the attacker with intermediate results and information on the calculations done that can be exploited to retrieve secret information. This type of attacks exploits for example the timing of a specific implementation or its power consumption to retrieve key material.

In this talk we will introduce common side channels (timing, power and electromagnetic emanation), explain why they are there and discuss means to protect ASICs against side channel attacks. We will also shortly strive the topic of fault attacks in which faults during the execution of a certain cipher algorithm are willingly caused e.g. to get access to intermediate values. Means to cause faults are glitches, electromagnetic waves or lasers.

Kooperationspartner

 
 
Impressum | © 2010 VDE Verband der Elektrotechnik Elektronik Informationstechnik e.V.